Senior Memory Verification Engineer - DRAM & Mixed-Signal

Link-Worldwide is looking for a Senior Design Verification Engineer to work with innovative teams on groundbreaking memory technologies. You will be responsible for designing and verifying complex memory chips while collaborating with international colleagues.

The ideal candidate should have a strong understanding of CMOS circuit design and experience in mixed-signal verification. You will also mentor junior engineers and develop test benches using simulation tools.